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Abstract The formal specification component of verification can be exported to simula-
tion through the idea of property checkers. The essence of this approach is the automatic
construction of an observer from the specification in the form of a program that can be in-
terfaced with a simulator and alert the user if the property is violated by a simulation trace.
Although not complete, this lighter approach to formal verification has been effectively used
in software and digital hardware to detect errors. Recently, the idea of property checkers has
been extended to analog and mixed-signal systems.
In this paper, we apply the property-based checking methodology to an industrial and
realistic example of a DDR2 memory interface. The properties describing the DDR2 analog
behavior are expressed in the formal specification language STL/PSL in form of assertions.
The simulation traces generated from an actual DDR2 interface design are checked with
respect to the STL/PSL assertions using the AMT tool. The focus of this paper is on the
translation of the official (informal and descriptive) specification of two non-trivial DDR2
properties into STL/PSL assertions. We study both the benefits and the current limits of such
approach.
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1 Introduction
The formal verification of digital (and other finite state) systems has been based on the de-
cision procedures which often involve model-checking temporal logic formulae. Temporal
logic [21] is a rigorous specification formalism that is used to describe desired behaviors of
the system. The fact that logics such as LTL (linear-time temporal logic) or CTL (computa-
tion tree logic) can be efficiently translated into corresponding automata [10, 11, 26, 28] has
facilitated their integration into main verification tools. An adaptation of formalisms based
on temporal logics and regular expressions to the needs of the hardware industry has been
done through standard specification languages PSL [12] and SVA [2].
Similar verification methods have been introduced in the analog and mixed-signal do-
main with the advent of hybrid automata [19] and hybrid Petri-nets [18], which serve as
models to describe systems with continuous dynamics with switches, and the algorithms
for the exhaustive exploration of their search space. While certain progress has been made
recently in that field [3, 13], scalability remains an important issue for the exhaustive verifi-
cation of hybrid systems, due to the explosion of the underlying state space. Consequently,
this verification method can be used nowadays to reason about small critical analog and
mixed-signal blocks containing up to a dozen continuous variables. Formal specification
languages adapted to analog and mixed-signal systems were considered in the context of
model checking in [9, 27].
The preferred analog validation method remains simulation-based testing, combined with
a number of common analysis techniques (frequency-domain analysis, statistical measures,
parameter extraction, eye detection etc.) The validation tools are specific to the class of
properties checked, and include waveform analyzers and calculators, measuring commands
as well as manually written scripts. These solutions are often ad-hoc and may require con-
siderable user effort, and in the case of scripts, reusability becomes an issue.
The gap between formal verification and standard simulation analysis of analog systems
can be reduced by introducing formal specifications into the domain of simulation. This
approach relies on an automatic construction of an observer, also called a property checker,
from the formula. This checker takes the form of a program that can be interfaced with the
simulator and alerts the user if the property is violated by a simulation trace. This method
is not complete, but can be effectively used to catch “bugs” in the system. It can be more
reliable and efficient than the visual inspection of simulation traces, or manual construction
of property observers. This procedure, often related to as lightweight verification, has been
successfully integrated into the validation flow of software and hardware frameworks, and
temporal logic has been used as the specification language in a number of property checking
tools, including TemporalRover [8], FoCs [1], Java PathExplorer [14] and MaCS [17].
The extension of property-based checkers to analog and mixed-signal systems has been
proposed in [20, 22, 25], with the introduction of the formal specification language STL/PSL,
based on the dense-time temporal logic MITL [5], and it allows to relate temporal behavior of
continuous waveforms via their static abstractions. The properties expressed in STL/PSL can
be checked against analog simulation traces with the tool AMT [22, 25]. A similar approach
for checking PSL properties of discrete time analog and mixed-signal systems was proposed
in [6]. The authors of [16] describe a framework based on PSL extended with analog op-
erators, which is targeted at checking mixed-signal interface properties. In [7], the authors
introduce the ANACTL logic, an analog extension of CTL, used to check properties of a
finite state machine, which represents a set of discretized and bounded transient simulation
traces.
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In this paper, we study the framework of property checkers in the analog domain and
its applicability to real-world industrial examples. We present a case study where we trans-
late two non-trivial properties of a DDR2 memory interface [15] in STL/PSL and use the
monitoring tool AMT to check the specification against the simulation waveforms. DDR2
memory is a natural candidate for this case study as it contains a number of timing rela-
tions between different analog signals. We are particularly interested in the expressiveness
of STL/PSL with respect to the class of properties informally described in the official DDR2
specification document.
The rest of this document is organized as follows: in Sect. 2 we present the STL/PSL
specification language. Section 3 describes some non-trivial properties of the DDR2 mem-
ory component and their formalization and translation into STL/PSL. The experimental re-
sults are reported in Sect. 4 followed by a discussion about the results and the conclusions
(Sect. 5).
2 STL/PSL specification language
The specification of properties of continuous waveforms requires an adaptation of the se-
mantic domain and the underlying logic. Let the time domain T be the set R≥0 of non-
negative real numbers. We consider finite length signals ξ over an abstract domain D, which
are partial functions ξ : T → D whose domain of definition is I = [0, r), r ∈ Q>0. The length
of the signal ξ is r , and is denoted with |ξ | = r . We restrict our attention to two particular
types of signals, Boolean signals with D = B and continuous signals with D = R. We denote
by πp(ξ) the projection of the signal ξ on the dimension with domain B that corresponds to
the proposition p (likewise, πs(ξ) denotes projection of the signal ξ on the dimension with
domain R corresponding to the continuous variable s).
The STL/PSL logic is an extension of MITL [5] and STL [20] logics, using layers in the
fashion of PSL [12]. The analog layer allows to reason about continuous signals and the
temporal layer relates the temporal behavior of input traces. The “communication” between
the two layers is done via static abstractions that partition the continuous state space accord-
ing to some (in)equality constraints on the continuous variables. The STL/PSL properties are
targeted at the lightweight verification over finite traces, so the language adopts the finitary
interpretation in the spirit of PSL, with strong and weak forms of the temporal operators.1
The analog layer of STL/PSL is defined by the following grammar:
φ :== s | shift(φ,k) | φ1  φ2 | φ  c | abs(φ)
where s belongs to a set S = {s1, s2, . . . , sn} of continuous variables,  ∈ {+,−,∗}, c ∈ Q
and k ∈ Q+.
The semantics of the analog layer of STL/PSL is defined as an application of the analog
operators to the input signal ξ :
s[t] = πs(ξ)[t]
shift(φ,k)[t] = φ[t + k]
1The strong form of an operator requires the terminating condition to occur before the end of the signal, while
the weak form makes no such requirements. In PSL for example, until! and until represent the strong
and the weak form of the until operator, respectively.
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(φ1  φ2)[t] = φ1[t]  φ2[t]
(φ  c)[t] = φ[t]  c
abs(φ)[t] =
{
φ[t] if φ[t] ≥ 0
−φ[t] otherwise
The temporal layer of STL/PSL contains both future and past operators and is defined as
follows:
ϕ :== p | φ ◦ c | not ϕ | ϕ1 or ϕ2 |
ϕ1 until! I ϕ2 | ϕ1 until I ϕ2 | ϕ1 since I ϕ2
rise(ϕ) | fall(ϕ)
where p belongs to a set P = {p1,p2, . . . , pn} of propositional variables, a,b,c ∈ Q,
◦ ∈ {>,>=,<,<=,==} and I is an interval of type (a, b), (a, b], [a, b), [a, b], (a,∞)
or [a,∞), where a, b are rationals with 0 ≤ a < b.
The satisfaction relation (ξ, t) |= ϕ, indicating that signal ξ satisfies ϕ at time t is defined
inductively as follows:
(ξ, t) |= p iff πp(ξ)[t] = TRUE
(ξ, t) |= φ ◦ c iff φ[t] ◦ c
(ξ, t) |= not ϕ iff (ξ, t) 	|= ϕ
(ξ, t) |= ϕ1 or ϕ2 iff (ξ, t) |= ϕ1 or (ξ, t) |= ϕ2
(ξ, t) |= ϕ1 until! I ϕ2 iff ∃t ′ ∈ t + I st (t ′ < |ξ | and (ξ, t ′) |= ϕ2) and
∀t ′′ ∈ (t, t ′) (ξ, t ′′) |= ϕ1
(ξ, t) |= ϕ1 until I ϕ2 iff ∃t ′ ∈ t + I st (t ′ ≥ |ξ | or (ξ, t ′) |= ϕ2) and
∀t ′′ ∈ (t, t ′) (ξ, t ′′) |= ϕ1
(ξ, t) |= ϕ1 since I ϕ2 iff ∃t ′ ∈ t − I st t ′ ≥ 0 and (ξ, t ′) |= ϕ2 and
∀t ′′ ∈ (t, t ′) (ξ, t ′′) |= ϕ1
(ξ, t) |= rise(ϕ) iff ((ξ, t) |= ϕ and ∃ t ′ ∈ [0, t) st
∀t ′′ ∈ (t ′, t) (ξ, t ′′) 	|= ϕ) or
((ξ, t) 	|= ϕ and ∃ t ′ > t st
∀t ′′ ∈ (t, t ′) (ξ, t ′′) |= ϕ)
(ξ, t) |= fall(ϕ) iff ((ξ, t) 	|= ϕ and ∃ t ′ ∈ [0, t) st
∀t ′′ ∈ (t ′, t) (ξ, t ′′) |= ϕ) or
((ξ, t) |= ϕ and ∃ t ′ > t st
∀t ′′ ∈ (t, t ′) (ξ, t ′′) 	|= ϕ)
An STL/PSL specification ϕprop is an STL/PSL temporal formula. The signal ξ satisfies
the specification ϕprop, denoted by ξ |= ϕprop, iff (ξ,0) |= ϕprop.
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Other standard operators such as strong and weak versions of always and eventually, as
well as their past counterparts historically and once can be derived from the basic ones.
Note that the syntax and semantics of STL/PSL differ from [25] in several aspects. The until
operator has the strict semantics as originally proposed in [5] and the past operators as well
as events (detection of rising and falling edges of a signal) have been added to the language.2
The STL/PSL language contains some additional constructs that simplify the process of
property specification. Each top-level STL/PSL property is declared as an assertion, and
a number of assertions can be grouped into a single logical unit in order to monitor them
together at once. We also add a definition directive which allows the user to declare a formula
and give it a name, and then refer to it as a variable within the assertions. The Boolean and
analog variables are typed (prefixes b: and a:, respectively). The extended STL/PSL is
defined with the following production rules
stl_psl_prop :==
vprop NAME {
{ define_directive } { assert_directive }
}
define_directive :==
define b:NAME := stl_psl_property
| define a:NAME := analog_expression
assert_directive :==
NAME assert : stl_psl_property
where stl_psl_property and analog_expression correspond to ϕ and φ defined
above, respectively.
3 Translation of DDR2 properties to STL/PSL assertions
The subject of this case study is a DDR2 memory interface developed at Rambus. DDR2
presents a number of features that make it a good candidate for property-based monitoring
approach. The memory interface acts as a bus between the memory and other components
in the circuit and exhibits the communication of digital data implemented at the analog
level. Hence, the correct functioning of a DDR2 memory interface largely depends on the
appropriate timing of different signals within the circuit. In this section, we describe two
typical DDR2 properties, one specifying the correct alignment between analog signals, and
the other reasoning about time accumulation error in the clock signal. We focus on different
steps needed for translating these informally described properties into an STL/PSL specifi-
cation.
The simulation traces provided by Rambus are from a DDR2-1066 interface with single-
ended data strobe, but there are no written specification documents for this particular design
setting. Instead, we used the specification for DDR2-400 and DDR-800 from the official
document.
2The underlying changes that were done to support these extensions are out of scope in this paper, see [22]
for more details.
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3.1 Data and data strobe alignment property
In DDR2, the data access is controlled by a single-ended or differential data strobe signal,
which acts as an asynchronous clock. The official JEDEC DDR2 specification describes,
amongst others, a number of properties that involve timing relationship between events that
happen in data and data strobe signals. In this section, we are particularly interested in a
property that defines the correct alignment between the data and data strobe signals. The
case study considers the specification parameters for the single-ended data strobe DDR2-
400 memory interface, which is part of the JEDEC standard.
The DDR2 specification defines a number of thresholds, shown in Table 1. The temporal
relationship between data signal DQ and data strobe signal DQS is defined with respect to
different crossings of these thresholds.
The general definition of the alignment of data DQ and data strobe DQS signals is il-
lustrated in Fig. 1. The proper alignment between the two signals is determined by two
values, the setup time tDS and hold time tDH. The setup and hold times of DQ and DQS are
checked on both their falling and rising edges. For the sake of simplicity, we only consider
the specification of the property for the setup time at the signals’ falling edge and the other
cases are similar and symmetric.
Table 1 Threshold values for
DQ and DQS Threshold Value (V)
VDDQ 1.8
VIH(AC)min 1.25
VIH(DC)min 1.025
VREF 0.9
VIL(DC)max 0.775
VIL(AC)max 0.65
Fig. 1 Data DQ and data strobe DQS alignment
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Fig. 2 DQ/DQS falling setup time tDS and the relation between slew rate and TF
Informally, the setup property at the falling edge requires that whenever DQS crosses the
VIH(DC)min threshold from above, the previous crossing of VIL(AC)max by the signal DQ from
above should precede it by at least a period of time of tDS. This property is formalized in
STL/PSL as follows
define b:dqs_above_vihdcmin := (a:DQS >= 1.025);
define b:dqs_above_vilacmax := (a:DQ >= 0.65);
always (fall(b:dqs_above_vihdcmin)
-> historically[0:tDS] not fall(b:dq_above_vilacmax));
The above property is, as one can see, naturally expressed in STL/PSL, but unfortunately,
it does not present the full reality. In fact, setup time tDS is not a constant value, but rather
varies during the simulation according to the slew rates (slopes) of DQ and DQS signals.
For example, when DQ and DQS fall more sharply, the required tDS increases. Setup time
tDS is defined as the sum of a (constant) base term tDS(base) and a (variable) correction
term tDS
tDS = tDS(base) + tDS
The setup base term tDS(base) is equal to 150 ps for the single-ended DDR2-400. The
correction term tDS is a value that varies according to the slew rates of DQ and DQS, with
the setup slew rate of a falling signal being defined as
sr = VREF − VIL(AC)max
TF
(1)
where TF is the time that the signal spends between VREF(DC) and VIL(AC)max . As we can
see, the falling setup slew rate sr of a signal can be deduced from TF.
In order to extract the setup correction term tDS from the actual slew rates of DQ and
DQS (srDQ and srDQS), we can use a specification table from [15], partially reproduced in
Table 2. According to the JEDEC specification, tDS corresponding to the slew rates not
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Table 2 Correction terms for
setup time DQS single-ended slew rate tDS
2 V/ns 1.5 V/ns 1 V/ns 0.9 V/ns
DQ 2 V/ns 188 167 125
Single-ended 1.5 V/ns 146 125 83 81
Slew rate 1 V/ns 63 42 0 −2
tDS 0.9 V/ns 31 −11 13
listed in Table 2 should be linearly interpolated. Consequently, we can apply the following
sequence of computations in order to determine the correct value of tDS at any time
1. Measure TF, the time that the signal remains within the setup falling slew rate region
2. Infer the setup falling slew rate value from TF
3. Interpolate the correction term from the slew rate specification table
4. Add the correction term to the base term in order to obtain tDS
To summarize, tDS is a value that varies during the simulation as a function of slew
rates of DQ and DQS (tDS = f (srDQ, srDQS)). The problem is that STL/PSL cannot capture
parametrized time bounds and therefore we have to use approximation in order to express
a similar alignment property that still preserves some guarantees. We can subdivide the do-
main of slew rates (say S = [srmin, srmax]) into n regions R1, . . . ,Rn. For each pair (Ri,Rj )
of DQ/DQS slew rate regions, we assign a separate constant setup time tDSij . Instead of
one property, we will have n × n properties of the form:
– “whenever DQS crosses the VIH(DC)min threshold from above, DQ slew rate srDQ is in Ri
and DQS slew rate is in Rj , the previous crossing of VIL(AC)max by the signal DQ from
above should precede it by at least a period of time of tDSij .”
The proper constant value for tDSij for a pair of slew rate regions (Ri,Rj ) can be chosen
in two different manners. The first solution consists in computing tDSij from the maximum
correction term for the DQ and DQS slew rates that are in the Ri and Rj regions, respec-
tively. This corresponds to an over-approximation of the original specification, and if this
property is violated, we don’t know if it is a real failure or a false alarm. On the other hand,
the satisfaction of the over-approximated property implies that the original property holds
too. Conversely, the computation of tDSij from the minimum correction term defined for the
slew rates in the pair of regions (Ri,Rj ) yields to an under-approximation of the original
property. If the new property is falsified, we know that it corresponds to a real violation,
while if it passes, we cannot say whether we are indeed safe.
As an example, consider the highlighted range of Table 2, which we call the “top-left”
range, where the setup falling slew rates of DQ and DQS are between 1 and 2 V/ns. For
the conservative approximation of tDS, with slew rates falling in that range, we choose the
worst-case tDS as the correction term, that is 188 ps. Hence, the approximated falling
setup time tDST L for all DQ and DQS with falling slew rates between 1 and 2 V/ns would
be equal to tDST L = 150 + 188 = 338 ps.
In order to determine the falling slew rates of DQ and DQS, we need to detect how
much time these signals remain in their falling slew region (between VREF(DC) and VIL(AC)max
crossing VREF(DC) from above). We can detect when the signal is within the falling slew
region with the following properties
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define b:dq_in_fsr :=
((a:DQ <= 0.9) and (a:DQ >= 0.65)) since (a:DQ >= 0.9)
define b:dqs_in_fsr :=
((a:DQS <= 0.9) and (a:DQS >= 0.65)) since (a:DQS >= 0.9)
which hold if the signal is in the falling slew region, as shown in Fig. 3.
Note that according to (1), DQ and DQS have their slew rates in the range between 1 and
2 V/ns if their respective TF is between 125 and 250 ps. Moreover, the value of tDS is
determined at the crossing of VREF(DC) by DQS from above (point ref in Fig. 4) with respect
to the previous falling setup slew rate of DQ and the next falling setup slew rate of DQS, as
shown in Fig. 4. Hence, the falling slew rates of DQ and DQS are in the range between 1
and 2 V/ns if the following formulae hold
Fig. 3 Falling slew region and
TF
Fig. 4 Relation between the reference point and the corresponding TF of DQ and DQS
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define b:dq_slew_rate_in_1_2 := not b:dq_in_fsr since
(b:dq_in_fsr since[125:250] rise(b:dq_in_fsr));
define b:dqs_slew_rate_in_1_2 := not b:dqs_in_fsr until
(b:dqs_in_fsr until[125:250] fall(b:dqs_in_fsr));
define b:top_left_region :=
b:dq_slew_rate_in_1_2 and b:dqs_slew_rate_in_1_2;
Finally, the main property for the falling setup time, provided that DQ and DQS falling
slew rates are in the range between 1 and 2 V/ns, is expressed as
define b:dqs_above_vihdcmin := (a:DQS >= 1.025);
define b:dqs_above_vilacmax := (a:DQ >= 0.65);
always ((fall(b:dqs_above_vihdcmin) and b:top_left_region)
-> historically[0:338] not fall(b:dq_above_vilacmax));
with similar properties that have to be written for each range of DQ and DQS slew rates.
3.2 Jitter property
An important class of DDR2 properties involves the jitter of the clock signals. The differ-
ential clock is composed of two signals, CK and CKB and the clock period tCK is defined
as the time elapsed between two consecutive crossings of a rising CK and a falling CKB, as
show in Fig. 5. The average clock period tCK(avg) is computed over 200 consecutive clock
periods. Finally, the differential clock accumulation error over n periods is the difference be-
tween n actual periods and n average clock periods. The acceptable accumulation error over
n clock periods is defined in Fig. 6 taken from the DDR2 official specification document.
The purpose of this example is to express accumulation error properties using STL/PSL.
In order to be able to specify time accumulation error between n consecutive events, we need
a “counting” operator in the spirit of regular expressions. Consequently, for the purpose of
the case study we define an ad-hoc operator next_ rise[n]I(phi). Intuitively, this
operator holds at time t , if and only if the nth consecutive rising edge of phi happens
within the interval t ′ ∈ t ⊕ I (see Fig. 7). Formally, the semantics of the operator is defined
as follows
(ξ, t) |= next_rise[n]I(phi)
iff ∃t1, . . . , tn st t ≤ t1 < · · · < tn and
tn ∈ t ⊕ I and
n∧
i=1
(ξ, ti) |= rise(phi) and
n−1∧
i=1
∀t ′ ∈ (ti , ti+1) (ξ, t ′) 	|= rise(phi)
Now, we can specify the property that defines the acceptable accumulation error over n clock
periods (we set n = 3 for this example).
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Fig. 5 Differential clock period
Fig. 6 Jitter accumulation error specification
Fig. 7 Next rise operator
We first need to detect clock periods and we use the property below in order to achieve
this goal. The rise operator is needed in order to consider only differential crossings of
CK and CKB when CK is rising and CKB falling, as shown in Fig. 8. We use the STL/PSL
define construct to declare a Boolean signal (as a variable with a name) that corresponds
to a temporal property. The defined signal can be reused in other properties as a variable.
define clk_period_start := rise (CK - CKB >= 0);
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Fig. 8 Detection of the rising edge of the differential clock period
The property in STL/PSL that specifies the allowed accumulation error over 3 cycles is
expressed as follows
always (clk_period_start ->
next_rise[3][3*tCK(avg)-175:3*tCK(avg)+175]
clk_period_start);
The average clock period tCK(avg) varies in time and in STL/PSL we can currently de-
fine only fixed time bounds. In order to resolve this problem, we had to use the existing
measures of the minimum and maximum average differential clock periods for the given
simulation traces, obtaining the values tCK(avg)min = 1876 ps and tCK(avg)max = 1877 ps.
We used these values in order to determine fixed time bounds in a conservative way
[3 ∗ tCK(avg)max − 175 : [3 ∗ tCK(avg)min + 175] = [5456 : 5803]. Finally, we could write
the following property for the differential clock accumulation error over 3 cycles.
always (clk_period_start ->
next_rise[3][5456:5803] clk_period_start);
4 Experimental results
In this case study, we considered a single-ended DDR2-1066 memory interface, which is not
yet a JEDEC standard. Hence the exact specification parameters could not be obtained for
that particular version of the DDR2 memory, and we used instead the official specification
parameters for the single-ended DDR2-400 presented in Sect. 3, assuming that these para-
meters would be conservative enough. The simulation traces (see Fig. 9) contained about
180,000 samples for each signal.
For the case study evaluation, we used the AMT stand-alone tool. AMT takes as input an
STL/PSL specification and analog/mixed-signal traces. The tool translates the specification
into an interpreted program (see [22, 25] for a presentation of translation algorithms) that
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Fig. 9 Fragment of a data DQ and data strobe DQS simulation trace
Fig. 10 Architecture of STL/PSL property checkers
checks whether the assertions are satisfied with respect to the simulation waveforms. The
architecture of AMT is shown in Fig. 10. The tool offers two evaluation modes, offline,
where the input traces are validated after the simulation, and incremental, where the property
evaluation can run in parallel with the simulation via a communication through a TCP/IP
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Table 3 Evaluation time for the
jitter property—n is the number
of consecutive clock periods
n time (s)
1 1.8
2 1.8
5 1.9
10 2.1
20 2.6
50 4.8
connection and try to early determine the satisfaction of the formula.3 We used the offline
mode for this case study because the DDR2 simulation traces were already available.
4.1 Methodological evaluation
Property-based monitoring of analog and mixed-signal behaviors is a novel approach and
it is worth discussing some methodological aspects related to this case study. The process
started by investigating the validation methods that are currently used by analog designers
and understanding what are the actual difficulties that they encounter in checking the cor-
rectness of their designs. The next step required to identify the type of application whose
validation is not fully covered by existing tools and that could benefit from assertion-based
monitoring techniques, which led us to consider the DDR2 memory interface. With the help
of analog designers we were able to study in detail different properties that are defined in
the official DDR2 specification, and consequently understand how to translate them into
STL/PSL assertions. This preparation process of the case study is difficult to quantify al-
though it clearly took orders of magnitude more time than the actual writing and evaluation
of the assertions that describe DDR2 properties. Despite the length of this pre-processing,
it was a crucial step in understanding relevance, strengths and weaknesses of the property-
based analog monitoring framework.
4.2 Experimental evaluation
The translation of the alignment property into a set of STL/PSL assertions started by splitting
the main property into 4 different ranges, taking an over-approximated tDS value for each
slew rate range. The evaluation of each property took about 7 seconds. Since some of the
over-approximating properties were shown to be false, we decomposed them further through
3 iterations into a total of 7 properties before being able to show that the simulation traces
satisfy the specification. The properties were refined manually and this proved to be a tedious
task.
The jitter property was evaluated with the accumulation error specified over a varying
number of clock periods. Table 3 shows the time required for the evaluation of the property
with respect to the different numbers of clock periods considered.
5 Future work and conclusion
The DDR2 case study presents, to the best of our knowledge, a first attempt to apply
assertion-based verification framework to a realistic industrial example in a systematic way.
3Relative time and memory requirements are compared and analyzed in [25].
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The importance of this case study lies in the fact that it exposes the relevance and the level
of maturity of assertion-based methodology in the context of analog validation.
The case study highlighted an important class of non-trivial properties that describe
event-based timing relationships between analog signals, and that can be in general ex-
pressed in a specification language such as STL/PSL. Since assertion checking remains a
“lightweight” simulation-based validation technique, it fits well with the current practice
of analog designers. We believe that this methodology can provide an extra set of useful
checks on simulation traces, which are already generated by the designers for their own pur-
poses. Moreover, in the analog domain it often takes orders of magnitude longer to produce
simulation traces than to check assertions. Consequently, the overhead induced by property
monitors with respect to simulation time is low, while it can provide another level of confi-
dence in the correct functioning of the underlying design. In our opinion, the general idea of
simulation-based checking of properties to find potential bugs may be successfully adapted
from digital to analog and mixed-signal domain and integrated into the analog validation
flow in a reasonably-near future.
The DDR2 case study also revealed some weaknesses in the current state of analog prop-
erty checking, providing useful guidelines for further development and optimization of this
methodology. For instance, the timing relationship between analog signals can be more com-
plex than what STL/PSL (and MITL) can express. This problem has been exposed by both the
DDR2 data vs. data strobe alignment and the jitter properties. For the former, we had to use
approximate techniques in order to show that the alignment between data and data strobe
signals was correct. Consequently, the resulting specification turned out to be quite complex
to write. The jitter property required introducing a novel temporal operator that allows to
reason about the relative timing distance between n consecutive events. Another difficulty is
related to the fact that STL/PSL is based on a temporal logic, a formalism that is esoteric to
analog designers.4 Consequently, we should consider identifying some common properties
encountered by analog designers, and use parameterized templates to “hide” the temporal
logic details.
The STL/PSL specification language remains mainly oriented towards properties of time
domain transient simulations. Hence, it does not support yet some purely “analog” properties
such as gain, real slew rate detection and validation or common mode rejection ratio. An-
other useful class of properties that is not covered by the language are those extracted from
the frequency domain of the waveforms, such as open loop gain or phase margin. Although
this class of properties is important to cover and would certainly make our framework more
appealing to analog designers, one should acknowledge that there is an existing palette of
tools that can do this kind of waveform analysis. What is really missing in the validation of
analog and mixed-signal design is a framework that allows specification and validation of
properties at the interface between its analog and digital parts. We believe that a language
like STL/PSL presents a particularly good basis for building such framework.
We present here some directions for future work based on different observations made
during the evaluation of the case study:
Parameterized time bounds: the DDR2 case study exposed that STL/PSL temporal oper-
ators with constant time bounds may not be sufficient to describe some realistic relations
between analog signals. The temporal relations between “events” in input signals require
4It might be the case that the verification task will be carried out by digital designers at the system integration
phase, which will make the “cultural” problems less severe. However, this observation opens the question of
what properties are most beneficial to integration within the property-based monitoring approach.
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more flexibility, such as time bounds that are functions of parameters that vary during the
simulation.
Tighter integration with simulators: property-based analog checking approach would be
more appealing to designers if the specification and monitoring process were embedded in
the standard design languages and simulators. In the digital world, the assertions are often
integrated into Verilog or VHDL code and are inserted at the points where the property
should be checked. A tighter integration of analog and mixed-signal assertions into the
current design flow would consist of the following steps:
1. Standardization of the language, a step that could convince EDA companies to consider
integrating assertion-based AMS validation methodology into their tools, and would en-
courage designers to use such assertions in their designs. STL/PSL follows this direction
as it extends the existing standard PSL constructs. Due to the importance of the SVA
specification language in the digital domain, we would also need to consider analog and
mixed-signal extensions of SVA.
2. Integration of assertions into VERILOG-AMS and VHDL-AMS code. Designers prefer in-
serting assertions at the points in their design which they want to check, rather than hav-
ing a separate tool mainly used solely for specification and evaluation of the properties.
This tight integration would bring other benefits, such as the possibility to use exist-
ing VERILOG/VHDL-AMS constructs within the assertions (better detection of threshold
crossing using @cross, express richer properties using derivatives and integrals, etc.).
Finally, property monitors would be embedded into the simulation process, and could
stop it when an assertion is violated and hence save simulation time.
Automatic parameter extraction: the interaction with analog designers revealed that the
verification with respect to the existing specification is not the only interesting question
that can be asked about an analog design. In fact, the specification parameters such as time
relationship between different signals are often not known in advance. Such parameters are
rather extracted from the simulation traces, and the specification is completed only after
simulating a model of the design. We would like to express properties without specifying
the time bounds, for example always (rise(b:p) -> eventually![?] b:q),
asking the following question: given a set of simulation traces, what are the minimum
and maximum time bounds, if any, such that the property is satisfied. In formal methods
community, this problem is known as model measuring, and has been considered in the
context of parametric temporal logics in [4].
Integration with test generation: an interesting direction of research would be to combine
the property-based analog checkers approach with techniques for automatic generation of
simulation traces, such as those studied in [23, 24]. The combined simulation generation
and checking flow could make the analog validation more automatic.
More comprehensive examples: the case study carried out in this paper pointed out the
classes of analog properties that are natural to express in a specification language like
STL/PSL, but more importantly helped us to identify possible extensions of the language
that would increase its expressiveness and make the specification process easier to the ana-
log designer. Applying the property-based validation methodology to other industrial ana-
log and mixed-signal design examples would provide additional useful information about
the robustness of this approach and guide our future work on extending the specification
language.
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